ETX-622

Intel[®] Ultra Low Power Pentium[®] III Tualatin / Celeron[®] Processor ETX CPU Module With LCD, Ethernet, Audio, TV-Out

> ETX-622 Manual 2nd Ed. Dec. 2003

Copyright Notice

This document is copyrighted, 2003. All rights are reserved. The original manufacturer reserves the right to make improvements to the products described in this manual at any time without notice.

No part of this manual may be reproduced, copied, translated, or transmitted in any form or by any means without the prior written permission of the original manufacturer. Information provided in this manual is intended to be accurate and reliable. However, the original manufacturer assumes no responsibility for its use, or for any infringements upon the rights of third parties that may result from its use.

The material in this document is for product information only and is subject to change without notice. While reasonable efforts have been made in the preparation of this document to assure its accuracy, AAEON assumes no liabilities resulting from errors or omissions in this document, or from the use of the information contained herein.

AAEON reserves the right to make changes in the product design without notice to its users.

Acknowledgments

All other product s' name or trademarks are properties of their respective owners.

- Award is a trademark of Award Software International, Inc.
- CompactFlash[™] is a trademark of the Compact Flash Association.
- Intel[®], Pentium[®]4, and Celeron[®] are trademarks of Intel[®] Corporation.
- Microsoft Windows[®] is a registered trademark of Microsoft Corp.
- ITE is a trademark of Integrated Technology Express, Inc.
- IBM, PC/AT, PS/2, and VGA are trademarks of International Business Machines Corporation.
- SoundBlaster is a trademark of Creative Labs, Inc.

Packing List

Before you begin installing your card, please make sure that the following materials have been shipped:

- ➢ 1 x ETX-622 ETX Embedded SBC
- > 1 x Quick Installation Guide
- ▶ 1 x Driver and Utility CD-ROM

If any of these items should be missing or damaged, please contact your distributor or sales representative immediately.

Warning

Single Board Computers and their components contain very delicate Integrated Circuits (IC). To protect the Single Board Computer and its components against damage from static electricity, you should always follow the following precautions when handling it :

- 1. Disconnect your Single Board Computer from the power source when you want to work on the inside
- 2. Hold the board by the edges and try not to touch the IC chips, leads or circuitry
- 3. Use a grounded wrist strap when handling computer components.
- 4. Place components on a grounded antistatic pad or on the bag that came with the Single Board Computer, whenever components are separated from the system

Contents

Chapter 1 General Information

1.1 Introduction	1-2
1.2 Specifications	1-4

Chapter 2 Quick Installation Guide

Packing List	2-2
2.1 Safety Precautions	2-3
2.2 Location of Connectors and Jumpers	2-4
2.3 Mechanical Drawing	2-6
2.4 Jumper/Connector Quick Reference	2-7

Chapter 3 Award BIOS Setup

3.1 Standard CMOS Setup	3-5
3.2 IDE Harddisk Setup (submenu)	3-8
3.3 BIOS Features Setup	3-11
3.4 Chipset Features Setup	3-16
3.5 Integrated Peripherals	3-25
3.6 Power Management Setup	3-30
3.7 PnP/PCI Configuration	3-34
3.8 PC Health Status	3-37
3.9 Frequency/Voltage Control	3-38

Chapter 4 Driver Installation

4.1 Installation 14-3

E T X - 6 2 2

4.2 Ir	nstallation 2	4-4
Appendix A	Programming the WatchDog Timer	
A.1 V	Natchdog Timer	A-2
A.2 P	Programming Example	A-6

Appendix B POST Codes

Chapter

General Information

1.1 Introduction

This ETX is based on Intel Celeron and PIII Tualatin ULV (Ultra Low Voltage) Technology with VIA chipset which combines PC-100/133MHz FSB, UltraDMA/100 IDE technologies and rich 4xAGP 2D/3D graphics capabilities in a single package. Its onboard single RTL10Base-T/100Base-TX Fast Ethernet, CRT /LCD display controller, with VGA / TTL / LVDS and TV-Out Interfaces add communication and multimedia features to its powerfull function.

AAEON ETX CPU Module provides a series of reliable and powerful ready-to-run computing platform with Intel processors range from Celeron and Pentium III Tualatin. This series is easy to upgrade for the customer's advanced CPU and application development needs. The ETX core is 95 x114mm that makes wide flexibility in carrier-board form factors. This carrier board can either be customer designed or done with AAEON's dedicated customization team. With the smart concept of providing a complete CPU system module that mounts onto an easily designed application carrier board, ETX products allow ODM embedded integrators to better focus on their intended application that can save 80% of regular development time and costs, plus speed up time to market.

The new Intel CPU ULV Tech. will spur the further development of the emerging new generation of quiet running, low profile small factor designs that are being adopted for a myriad of connected information and entertainment systems and provides more low power consumption - ranging from home entertainment devices such as Set Top Boxes, Game Consoles, Personal Video Recorders and Broadband Gateways to commercial applications such as Thin Clients, LCD Web Based Terminals, POS Terminals and Network Attached Servers.

With its Ultra Low Voltage, rich levels of integration, advanced multimedia capabilities and communication features, this board is an exciting opportunity for System Integrators and OEMs to develop new generation products that meet the desires and aspirations of the 21th century consumers.

1.2 Specifications

General Specifications

- **CPU** : Intel Ultra Low Voltage Embedded Celeron 400MHz to Pentium3 933MHz processor with FSB 100/133 MHz EBGA package.
- **Chipset** : VIA VT8606 TwisterT with Integrated Savage4 AGP 4X Graphics core and VT82C686B Super "South Bridge"
- **BIOS** : AWARD[®] Flash BIOS
- Green Function : power saving supported in BIOS. DOZE / STANDBY / SUSPEND modes, ACPI & APM
- **L2 Cache** : Integrated on CPU (256 KB ~ 512 KB)
- DRAM Memory : Onboard SODIMM socket up to 512MB of SDRAM
- Enhanced IDE with UltraDMA : supports 2 port and up to 4 ATAPI devices, Ultra DMA transfer 33 / 66 and 100 MB/sec.
- **Real-time Clock** : built-in chipset with lithium battery backup(built on carrier board). CMOS data backup of BIOS setup and BIOS default.

High Speed Multi I/O

• Chipset : VIA VT82C686B

- Serial Ports : Two high speed RS-232C ports (COM1). One high speed RS-232C/422/485 port COM2 (jumper selectable). Both with 16C550 compatible UART and 16 byte FIFO.
- USB: 4 onboard USB ver 1.1 ports
- **SIR Interface** : onboard IrDA TX/RX port
- **Bi-directional Parallel Port** : SPP, EPP and ECP mode.
- Keyboard and Mouse : support one PS/2 Keboard and one PS/2 Mouse
- Audio Chipset: VIA VT82C686B, AC97 2.0 compliant, Multistream Direct Sound and Direct Sound 3D acceleration.

Network Interface Controller

• Chipset: Realtek 8139C, 10/100 Mbps

Display Controller

- Chipset : 4x AGP S3 Savage4 3D and S3 Savage 2000 2D engines integrated in VT8606 supports up to 32MB of Shared Memory
- Display Type : Flat Panel and CRT displays up to 1280x1024
 @ 32 bpp
 - Lcd interface : Flat Panel 36-bit TFT/DSTN interface

 LVDS interface(PBE-1000) : Scalable Bandwidth is ranging from 25MHz~112MHz(VGA~SXGA) 18/36-bit one/two channel LVDS interface

- TV-Out : Support NTSC,PAL NTSC-EIA(Japan) formats . Support 640x480 resolutions
- Resolution: Single Channel of LVDS / 36-bit of TTL and 12-bit of TMDS; all resolutions are supported up to 1280x1024.

Environmental and Power

- **Power Requirements** : +5 V @ 1.8 A (typical);(Low Power Embedded Celeron 400MHz and 512MB SDRAM)
- System Monitoring and Alarm : CPU and System temperature, system voltage .
- **Board Dimensions** : 95mm x 114mm (3.7" x 4.5")
- Board Weight : 0.087kg
- **Operating Temperature** : 0 to 60°C (32 to 140°F)



Quick Installation Guide

Notice:

The Quick Installation Guide is derived from Chapter 2 of user manual. For other chapters and further installation instructions, please refer to the user manual CD-ROM that came with the product.



Part No. 2007622011 2nd Ed. Printed in Taiwan Dec./ 2003

Chapter 2 Quick Installation Guide

2.1 Safety Precautions




Always completely disconnect the power cord from your board whenever you are working on it. Do not make connections while the power is on, because a sudden rush of power can damage sensitive electronic components.




Always ground yourself to remove any static charge before touching the board. Modern electronic devices are very sensitive to static electric charges. Use a grounding wrist strap at all times. Place all electronic components on a static-dissipative surface or in a static-shielded bag when they are not in the chassis

2.2 Location of Connectors and Jumpers


Locating connectors and jumpers (component side)



Locating connector (solder side)



2.3 Mechanical Drawing



2.4 Jumper/Connector Quick Reference

Connectors

Label	Function	Page
LCD1	LCD TTL Connector 1	9
LCD2	LCD TTL Connector 2	10
ETX1	PCI Bus, USB, Audio	11
ETX2	ISA Bus	12
ETX3	VGA,LCD,Video,COM1,	13
	COM2,LPT,IrDA,M/K	
ETX4	IDE1,IDE2,Ethernet,Miscellaneous	14

Flat Panel VGA

LCD1 Type: Onboard 40-pin Box Header (Hirose DF-40DS-1.25C)

Pin	Description	Pin	Description
1	VCC5V	2	VCC5V
3	GND	4	GND
5	VCC3V	6	VCC3V
7	VCON	8	GND
9	FPD0	10	FPD1
11	FPD2	12	FPD3
13	FPD4	14	FPD5
15	FPD6	16	FPD7
17	FPD8	18	FPD9
19	FPD10	20	FPD11

Chapter 2 Quick Installation Guide

ETX CPU Card		ETX-622	
21	FPD12	22	FPD13
23	FPD14	24	FPD15
25	FPD16	26	FPD17
27	FPD18	28	FPD19
29	FPD20	30	FPD21
31	FPD22	32	FPD23
33	GND	34	GND
35	SHFCLK	36	HSYNC
37	M (DE)	38	VSYNC
39	ENABLK	40	ENAVEE

LCD2 Type: Onboard 20-pin Box Header (Hirose DF-20DS-1.25C)

Р	Pin	Description	Pin	Description
1		GND	2	GND
3		FPD24	4	FPD25
5		FPD26	6	FPD27
7		FPD28	8	FPD29
9		FPD30	10	FPD31
1	1	FPD32	12	FPD33
1	3	FPD34	14	FPD35
1	5	GND	16	GND
1	7	DOTCLK	18	NC
1	9	NC	20	NC

Г

ETX-622

٦

ETX Connector

ETX1

1	CNID	GND	2
3	GND		4
	PCICLK3	PCICLK4	4
5			6
	GND	GND	
7			8
	PCICLK1	PCICLK2	4.0
_ 9	REQ#3	GNT#3	10
11			12
	GNT#2	VCC3	
13		GNT#1	14
15	REQ#2		16
	REQ#1	VCC3	
17			18
- 10	GNT#0	N.C	
19	VCC	VCC	20
21			22
	SERIRQ	REQ#0	
_23	AD0	VCC3	24
_25			26
_23	AD1	AD2	20
_27		AD3	28
29	AD4	-	30
29	AD6	AD5	30
31			32
	CBE#0	AD7	
33	AD8	AD9	34
35	-	-	36
	GND	GND	
37	AD10	AUXAL	38
39			40
39	AD11	MIC	40
41		-	42
	AD12	AUXAR	
43	AD13	ASVCC	44
45			46
	AD14	SNDL	
47	AD15	ASGND	48
49			50
	CBE#1	SNDR	
51	VCC	VCC	52
	VCC		
_53	PAR	SERR#	54
55			56
	PERR#	N.C	
57	PME#	USB2-	58
59			60
	LOCK#	DEVSEL#	
61	TRDY#	USB3-	62
63			64
03	IRDY#	STOP#	04
65		USB2+	66
_	FRAME#		
67	GND	GND	68
69	-	CBE#2	70
	AD16	-	
71	AD17	USB3+	72
73		AD18	74
	AD19	-	
75	AD20	USB0-	76
77			78
	AD22	AD21	
79	AD23	USB1-	80
81			82
	AD24	CBE#3	
83	VCC	VCC	84
_ 85	AD25	AD26	86
87		USB0+	88
	AD28		
89	AD27	AD29	90
91		-	92
	AD30	USB1+	
93	PCIRST#	AD31	94
95			96
_	INTR#C	INTR#D	
97	INTR#A	INTR#B	98
			100
99	GND	GND	100
			•

ETX2

_1	GND	GND	2
3	SD14	SD15	4
5	SD13	MASTER#	6
7	SD13	DREQ7	8
9	SD12 SD11		10
11		DACK#7	12
	SD10	DREQ6	
13	SD9	DACK#6	14
15	SD8	DREQ5	16
17	MEMW#	DACK#5	18
19	MEMR#	DREQ0	20
21	LA17	DACK#0	22
23	LA18	IRQ14	24
25	LA19	IRQ15	26
27	LA10	IRQ12	28
29	LA20 LA21	IRQ12	30
31			32
33	LA22	IRQ10	34
35	LA23	IO16#	36
_	GND	GND	
37	SBHE#	M16#	38
39	SA0	OSC	40
41	SA1	BALE	42
43	SA2	TC	44
45	SA3	DACK#2	46
47	SA4	IRQ3	48
_49	SA5	IRQ4	50
51	VCC	VCC	52
_53	SA6	IRQ5	54
55	SA7	IRQ6	56
57	SA8	IRQ7	58
59	SA9	SYSCLK	60
61	SA9 SA10	REFCH#	62
63		DREQ1	64
65	SA11		66
67	SA12	DACK#1	68
69	GND	GND	70
_	SA13	DREQ3	
	SA14	DACK#3	72
73	SA15	IOR#	74
	SA16	IOW#	76
77	SA18	SA17	78
79	SA19	SMEMR#	80
81	IOCHRDY	AEN	82
83	VCC	VCC	84
85	SD0	SMEMW#	86
87	SD2	SD1	88
89	SD3	NOWS#	90
91	DREQ2	SD4	92
93	SD5	IRQ9	94
95	SD6	SD7	96
97	IOCHK#	RSTDRV	98
99	GND	GND	100
		GND	

	1			2
ETX3	3	GND	GND B	4
	5	R HSY	G	6
	7	VSY	DDCK	8
	9	N.C/DE	DDDA	10
	11	LCD16/B0	LCD18/B2	12
	_13	LCD17/B1	LCD19/B3	14
	15	GND	GND	16
	17	LCD13/G5	LCD15/VSYNC	18
	19	LCD12/G4	LCD14/HSYNC	20
		GND	GND	22
	23	LCD8/G0	LCD11/G3	24
	25	LCD9/G1	LCD10/G2	26
	<u>27</u> 29	GND	GND	28 30
	31	LCD4/R4	LCD7/B5	32
	33	LCD5/R5 GND	LCD6/B4 GND	34
	35	LCD1/R1	LCD3/R3	36
	37	LCD0/R0	LCD2/R2	38
	39	VCC	VCC	40
	_41	JILI DAT	LTGIOO	42
	43	JILI_CLK	BLON#	44
	45	BIASON	DIGON	46
	47	COMP	Y	48
	49	SYNC	С	50
	51	LPT/FLPY#	N.C/SHFCLK	52
	<u>53</u> 55	VCC	GND	54 56
	57	STB#/I.C	AFD#/DENSEL	58
	59	I.C IRRX	PD7/N_C ERR#/HDSEL#	60
	61	IRTX	PD6/MOT0	62
	63	RXD2	INIT#/DIR#	64
	65	GND	GND	66
	67	RTS#2	PD5/N.C	68
	69	DTR#2	SLIN#/STEP#	70
	71	DCD#2	PD4/DSKCHG#	72
	73	DSR#2	PD3/RDATA#	74
	75	CTS#2	PD2/WP#	76
	<u>77</u> 79	TXD#2	PD1/TRK0#	78 80
	81	RI#2 VCC	PD0/INDEX# VCC	82
	83	RXD1	ACK#I.C	84
	85	RTS#1	BUSY#I.C	86
	87	DTR#1	PE/WDATA#	88
	89	DCD#1	SLCT#/WGATE#	90
	91	DSR#1	MSCLK	92
	93	CTS#1	MSDAT	94
	95	TXD#1	KBCLK	96
	97	RI#1	KBDAT	98
	99	GND	GND	100

Chapter 2 Quick Installation Guide

r

ETX-622

ETX4

$\begin{array}{c c} 1 \\ 3 \\ 5 \\ 7 \\ 9 \\ 11 \\ 13 \\ 15 \\ 17 \\ 23 \\ 25 \\ 27 \\ 29 \\ 31 \\ 33 \\ 35 \\ 37 \\ 39 \\ 41 \\ 43 \\ 45 \\ 57 \\ 59 \\ 61 \\ 65 \\ 67 \\ 79 \\ 13 \\ 55 \\ 57 \\ 59 \\ 61 \\ 63 \\ 65 \\ 67 \\ 77 \\ 79 \\ 81 \\ 83 \\ 85 \\ 85 \\ 85 \\ 85 \\ 85 \\ 85 \\ 85$	SIDE_A2 SIDE_A0 GND PDIAG_S SIDE_A1 SIDE_INTRQ N.C SIDE_ACK# SIDE_COR# VCC SIDE_IOW# SIDE_DRQ SIDE_DRQ SIDE_D15 SIDE_D13 GND SIDE_D13 GND SIDE_D13 SIDE_D13 SIDE_D13 SIDE_D13 SIDE_D13 SIDE_D13 SIDE_D13 SIDE_D14 SIDE_D15 SIDE_D3 SIDE_D2 SIDE_D3 SIDE_D15 SIDE_D3 SIDE_D10 SIDE_D5 VCC SIDE_D9 SIDE_D6	GND PWGIN SPEAKER BATT LILED ACTLED SPEEDLED 12CLK VCC GPCS# 12DAT SMBDAT CPU_FAN DASP_S PIDE_CS1# PIDE_CS1# PIDE_CS1# PIDE_CS1# PIDE_CS1# PIDE_A0 PIDE_A2 PIDE_A0 PIDE_A2 PIDE_A0 PIDE_A2 PIDE_A0 PIDE_A2 PIDE_A0 PIDE_CS1# PIDE_CS1# PIDE_D15 PIDE_D10 PIDE_D13 PIDE_D13 PIDE_D13 PIDE_D13 PIDE_D13 PIDE_D13 PIDE_D13 PIDE_D13 PIDE_D14 PIDE_D14 PIDE_D14 PIDE_D4 PIDE_D5 PIDE_D9	2 4 6 8 10 12 14 16 22 24 26 23 34 36 38 44 46 48 50 52 54 56 58 60 64 66 68 70 74 76 78 80 24 86
73 75 77 79	SIDE_D11 SIDE_D4 SIDE_D10 SIDE_D5	PIDE_D3 PIDE_D11 PIDE_D4 PIDE_D10	74 76 78 80
83	SIDE_D9	PIDE_D5	84
99	GND	GND	100

Chapter 3

Award BIOS Setup

The SBC uses the Award PCI/ISA BIOS ver 6.0 for the system configuration. The Award BIOS setup program is designed to provide the maximum flexibility in configuring the system by offering various options, which could be selected for end-user requirements. This chapter is written to assist you in the proper usage of these features.

To access AWARD PCI/ISA BIOS Setup program, press key. The Main Menu will be displayed at this time.

Phoenix - AwardBIOS CMOS Setup Utility			
► Standard CMOS Features	▶ PC Health Status		
► Advanced BIOS Features	▶ Frequency/Voltage Control		
► Advanced Chipset Features	Load Optimized Defaults		
▶ Integrated Peripherals	Set Password		
▶ Power Management Setup	Save & Exit Setup		
► PnP/PCI Configurations	Exit Without Saving		
Esc : Quit F9 : Menu in BIOS î : Select Item F10 : Save & Exit Setup			
Time, Date, Hard Disk Type			

Once you enter the AwardBIOS[™] CMOS Setup Utility, the Main Menu will appear on the screen. The Main Menu allows you to select from several setup functions and two exit choices. Use the arrow keys to select among the items and press <Enter> to accept and enter the sub-menu.

Setup Items

The main menu includes the following main setup categories. Recall that some systems may not include all entries.

Standard CMOS Features

Use this menu for basic system configuration.

Advanced BIOS Features

Use this menu to set the Advanced Features available on your system.

Advanced Chipset Features

Use this menu to change the values in the chipset registers and optimize your system's performance.

Integrated Peripherals

Use this menu to specify your settings for integrated peripherals.

Power Management Setup

Use this menu to specify your settings for power management.

PnP / PCI Configuration

This entry appears if your system supports PnP / PCI.

PC Health Status

This entry appears CPU temperature for the system I.

Frequency/Voltage Control

Use this menu to specify your settings for frequency/voltage control.

Load Optimized Defaults

Use this menu to load the BIOS default values that are factory settings for optimal performance system operations. While Award has designed the custom BIOS to maximize performance, the factory has the right to change these defaults to meet their needs.

Set Password

Use this menu to set User and Supervisor Passwords.

Save & Exit Setup

Save CMOS value changes to CMOS and exit setup.

Exit Without Save

Abandon all CMOS value changes and exit setup.

3.1 Standard CMOS Setup

Time (hh:mm:ss)	Mon, <mark>Oct</mark> 13 2003 11 : 1 : 0	Item Help
 IDE Primary Master IDE Primary Slave IDE Secondary Master IDE Secondary Slave 		Menu Level ► Change the day, month, year and century
Drive A Drive B	[None] [None]	
Video Halt On Panel Type Boot Device Select	[EGA/VGA] [All Errors] [800*600 TFT] [CRT]	
Base Memory Extended Memory Total Memory	640K 64512K 65536K	

★ ↓ → ★ : Move Enter: Select +/-/PU/PD: Value F10: Save ESC:Exit F1: General Help F5: Previous Values F6: Fail-Safe Defaults F7: Optimized Defaults

Date

The BIOS determines the day of the week from the other date information; this field is for information only.

Time

The time format is based on the 24-hour military-time clock. For example, 1 p.m. is 13:00:00. Press the leftward key or rightward key to move to the desired field . Press the PgUp or PgDn key to increment the setting, or type the desired value into the field.

IDE Primary Master/Slave IDE Secondary Master/Slave Options are in sub menu (see page 30)

Drive A, B

Select the correct specifications for the diskette drive(s) installed in the computer.

None:	No diskette drive installed
360K ;	5.25 in $5-1/4$ inch PC-type standard drive
1.2M ;	$5.25\ \text{in}\ 5\text{-}1/4\ \text{inch}\ AT\text{-type}\ \text{high-density}\ drive$
720K ;	3.5 in $3-1/2$ inch double-sided drive
1.44M ;	3.5 in $3-1/2$ inch double-sided drive
2.88M ;	3.5 in $3-1/2$ inch double-sided drive

Video

Select the type of primary video subsystem in your computer. The BIOS usually detects the correct video type automatically. The BIOS supports a secondary video subsystem, but you do not select it in Setup.

Halt On

During the power-on self-test (POST), the computer stops if the BIOS detects a hardware error. You can tell the BIOS to ignore certain errors during POST and continue the boot-up process. These are the selections:

No errors	POST does not stop for any errors.
All errors	If the BIOS detects any non-fatal error, POST

stops and prompts you to take corrective action.

All, But Keyboard POST does not stop for a keyboard error, but stops for all other errors.

All, But Diskette POST does not stop for diskette drive errors, but stops for all other errors.

All, But Disk/Key POST does not stop for a keyboard or disk error, but stops for all other errors.

Panel Type

Select the different panel type to run the system. Four various resolutions for TFT type and two for DSTN.

Boot Device

This item allows you to select the different devices for boot up function

3.2 IDE Harddisk Setup (submenu)

IDE HDD Auto-Detection	[Press Enter]	Item Help
IDE Primary Master Access Mode	[Auto] [Auto]	Menu Level ►►
Capacity		To auto-detect the HDD's size, head c this channel
Cylinder Head Precomp Landing Zone Sector		

♠ ↓ → ▲ : Move Enter: Select +/-/PU/PD: Value F10: Save ESC:Exit F1: General Help F5: Previous Values F6: Fail-Safe Defaults
F7: Optimized Defaults

IDE HDD Auto-detection

Press Enter to auto-detect the HDD on this channel. If detection is successful, it fills the remaining fields on this menu.

IDE Primary Master

Selecting 'manual' lets you set the remaining fields on this screen. Selects the type of fixed disk. "User Type" will let you select the number of cylinders, heads, etc. Note: PRECOMP=65535 means NONE !

Capacity

Disk drive capacity (Approximated). Note that this size is usually

slightly greater than the size of a formatted disk given by a disk checking program.

Access Mode

Normal, LBA, Large or Auto Choose the access mode for this hard disk

The following options are selectable only if the 'IDE Primary Master' item is set to 'Manual'

CylinderMin = 0Max = 65535Set the number of cylinders for this hard disk.

Head M	n = 0 Max =	255
--------	-------------	-----

Set the number of read/write heads

PrecompMin = 0Max = 65535**** Warning: Setting a value of 65535 means no hard disk

Landing zone Min = 0 Max = 65535 **** Warning: Setting a value of 65535 means no hard disk

Sector Min = 0 Max = 255

Number of sectors per track

We recommend that you select Type "AUTO" for all drives. The BIOS will auto-detect the hard disk drive and CD-ROM drive at the POST stage.

Chapter3 Award BIOS Setup

If your hard disk drive is a SCSI device, please select "None" for your hard drive setting.

3.3 BIOS Features Setup

Phoenix - AwardBIOS CMOS Setup Utility Advanced BIOS Features			
Virus Warning	[Disabled]	4	Item Help
CPU Internal Cache External Cache	[Enabled] [Enabled]		Menu Level >
CPU L2 Cache ECC Checking			Henu Level 🕩
Processor Number Feature	[Enabled]		Allows you to choose
Quick Power On Self Test	[Enabled]		the VIRUS warning
First Boot Device	FHDD-01		feature for IDE Hard
Second Boot Device	THDD-11		Disk boot sector
Third Boot Device	[CDROM]		protection. If this
Boot Other Device	[Enabled]		function is enabled
Swap Floppy Drive	[Disabled]		and someone attempt to
Boot Up Floppy Seek	[Enabled]		write data into this
Boot Up NumLock Status	[On]		area , BIOS will show
Gate A20 Option	[Fast]		a warning message on
Typematic Rate Setting	[Disabled]		screen and alarm beep
x Typematic Rate (Chars/Sec)		1	
x Typematic Delay (Msec)	250	1	
Security Option	[Setup]		
OS Select For DRAM > 64MB			
Video BIOS Shadow	[Enabled]		
C8000-CBFFF Shadow	[Enabled]		
CC000-CFFFF Shadow	[Disabled]		
D0000-D3FFF Shadow	Disabled		
D4000-D7FFF Shadow D8000-D8FFF Shadow	[Disabled]		
DC000-DEFEE Shadow	[Disabled]		
Small Logo(EPA) Show	[Enabled]		
EEPROM Write Protect	[Enabled]		
<pre>[]==:Move Enter:Select +/- FS:Previous Value</pre>	/PU/PD:Value		ESC:Exit F1:General Help ized Defaults

 \bullet : Move Enter: Select +/-/PU/PD: Value F10: Save ESC:Exit F1: General Help F5: Previous Values F6: Fail-Safe Defaults F7: Optimized Defaults

Virus Warning

Allows you to choose the VIRUS Warning feature for IDE Hard Disk boot sector protection. If this function is enabled and someone attempt to write data into this area, BIOS will show a warning message on screen and beep.

Enabled Activates automatically when the system boots up causing a warning message to appear when anything

attempts to access the boot sector or hard disk partition table.

Disabled No warning message will appear when anything attempts to access the boot sector or hard disk partition table.

CPU Internal Cache/External Cache

These two categories speed up memory access. However, it depends on CPU/chipset design. Enabled: Enable cache, Disabled : Disable cache

CPU L2 Cache ECC Checking

This item allows you to enable/disable CPU L2 Cache ECC checking. The choice: Enabled, Disabled.

Processor Number Feature

This feature appears when a Pentium III processor is installed. It enables you to control whether the Pentium III serial number can be read by external programs. The choice: Enabled. Disabled

Quick Power On Self Test

This category speeds up Power On Self Test (POST) after you power up the computer. If it is set to Enable, BIOS will shorten or skip some check items during POST. Enabled: Enable quick POST. Disabled: Normal POST

First/Second/Third/Other Boot Device

The BIOS attempts to load the operating system from the devices in

the sequence selected in these items. The choices are: Floppy, LS/ZIP, HDD, SCSI, CDROM, Disabled.

Swap Floppy Drive

If the system has two floppy drives, you can swap the logical drive name assignments. The choice: Enabled/Disabled.

Boot Up Floppy Seek

Seeks disk drives during boot up. Disabling speeds boot up. The choice: Enabled/Disabled.

Boot Up NumLock Status

Select power on state for NumLock. The choice: Enabled/Disabled.

Gate A20 Option

Select if chipset or keyboard controller should control GateA20. Normal A pin in the keyboard controller controls GateA20 Fast Lets chipset control GateA20

Typematic Rate Setting

Key strokes repeat at a rate determined by the keyboard controller. When enabled, the typematic rate and typematic delay can be selected. The choice: Enabled/Disabled.

Typematic Rate (Chars/Sec)

Sets the number of times a second to repeat a key stroke when you hold the key down. The choice: 6, 8, 10, 12, 15, 20, 24, 30.

Typematic Delay (Msec)

Sets the delay time after the key is held down before it begins to

repeat the keystroke. The choice: 250, 500, 750, 1000.

Security Option

Select whether the password is required every time the system boots or only when you enter setup.

- System The system will not boot and access to Setup will be denied if the correct password is not entered at the prompt.
- Setup The system will boot, but access to Setup will be denied if the correct password is not entered at the prompt.
- Note To disable security, select PASSWORD SETTING at Main Menu and then you will be asked to enter password. Do not type anything and just press <Enter>, it will disable security. Once the security is disabled, the system will boot and you can enter Setup freely.

OS Select For DRAM > 64MB

Select the operating system that is running with greater than 64MB of RAM on the system. The choice: Non-OS2, OS2.

Video BIOS Shadow

Enabled this copies the video BIOS from ROM to RAM. Effectively enhancing performance, and reducing the amount of upper memory available by 32KB (the C0000~C7FFF area of memory between 640 KB and 1 MB is used).

C8000-CBFFF Shadow

Enabling any of the C8000~CBFFF segments allows components to move their firmware into these upper memory segments. However your computer can lock-up doing so, because some devices don't like being shadowed at those particular 16 KB segments of upper memory.

Note - In Windows 95, double click 'Computer' within Device Manager and select 'Memory'. This will tell you what segments (if any) are being shadowed For DOS you can use MSD.EXE to see what segments are claimed. CC000-CFFFF - D0000-D3FFF -D4000-D7FFF - D8000-DBFFF and DC000-DFFFF - Same as above.

3.4 Chipset Features Setup

Phoenix - AwardBIOS CMOS Setup Utility Advanced Chipset Features								
DRAM Clock		Item Help						
SDRAM Cycle Length Bank Interleave	[3] [Disabled]		Menu Level 🕨					
Memory Hole	[Disabled]		-meriu Lever- 🐢					
P2C/C2P Concurrency	[Enabled]							
System BIOS Cacheable	[Enabled]							
Video RAM Cacheable	[Enabled]							
Frame Buffer Size	[32H]							
AGP Aperture Size	[64M]							
AGP-4X Mode	[Enabled]							
AGP Driving Control	[Auto]							
x AGP Driving Value	DA							
AGP Fast Write	[Disabled]							
OnChip Sound	[Auto]	1						
CPU to PCI Write Buffer	[Enabled]							
PCI Dynamic Bursting PCI Naster O WS Write	[Enabled] [Disabled]	8						
PCI Master 0 WS Read	[Disabled]	8						
PCI Delay Transaction	Disabled							
Delay Transaction	[Disabled]	i						
PCI Master Read Caching	Disabled							
PCI Master Broken Timer	Disabled							
PCI#2 Access #1 Retry	[Enabled]							
ISA BUS CLOCK	PCICLK/4]							
MCCS# Function	[Disabled]							
AGP Master 1 WS Write	(Disabled)							
AGP Master 1 WS Read	[Disabled]	ार						
I:Move Enter:Select +/-/PU/PD:Value F10:Save ESC:Exit F1:General Help F5:Previous Values F7: Optimized Defaults								

 $\begin{array}{c} & & \\ & &$

DRAM Clock

This item allows you to set the DRAM Clock. Options are Host CLK, HCLK+33M or HCLK-33M. Please set the item according to the Host (CPU) Clock and DRAM Clock.

SDRAM Cycle Length

This feature is similar to SDRAM CAS Latency Time. It controls the time delay (in clock cycles - CLKs) that passes before the SDRAM

starts to carry out a read command after receiving it. This also determines the number of CLKs for the completion of the first part of a burst transfer. Thus, the lower the cycle length is, the faster the transaction will be. However, some SDRAM cannot handle the lower cycle length and may become unstable. So, set the SDRAM Cycle Length to 2 for optimal performance if possible but increase it to 3 if your system becomes unstable.

Bank Interleave

This feature enables you to set the interleave mode of the SDRAM interface. Interleaving allows banks of SDRAM to alternate their refresh and access cycles. One bank will undergo its refresh cycle while another is being accessed. This improves performance of the SDRAM by masking the refresh time of each bank. A closer examination of interleaving will reveal that since the refresh cycles of all the SDRAM banks are staggered, this produces a kind of pipelining effect. If there are 4 banks in the system, the CPU can ideally send one data request to each of the SDRAM banks in consecutive clock cycles. This means in the first clock cycle, the CPU will send an address to Bank 0 and then send the next address to Bank 1 in the second clock cycle before sending the third and fourth addresses to Banks 2 and 3 in the third and fourth clock cycles respectively. Each SDRAM DIMM consists of either 2 banks or 4 banks. 2-bank SDRAM DIMMs use 16Mbit SDRAM chips and are usually 32MB or less in size. 4-bank SDRAM DIMMs, on the other hand, usually use 64Mbit SDRAM chips though the SDRAM density may be up to 256Mbit per chip. All SDRAM DIMMs of at least 64MB in size or greater are 4-banked in nature.

If you are using a single 2-bank SDRAM DIMM, set this feature to 2-Bank. But if you are using two 2-bank SDRAM DIMMs, you can use the 4-Bank option as well. With 4-bank SDRAM DIMMs, you can use either interleave options. Naturally, 4-bank interleave is better than 2-bank interleave so if possible, set it to 4-Bank. Use 2-Bank only if you are using a single 2-bank SDRAM DIMM. Note that it is recommends that SDRAM bank interleaving be disabled if 16Mbit SDRAM DIMMs are used.

Memory Hole

Enabling this feature reserves 15MB to 16MB memory address space to ISA expansion cards that specifically require this setting. This makes the memory from 15MB and up unavailable to the system. Expansion cards can only access memory up to 16MB.

P2C/C2P Concurrency

When Disabled, CPU bus will be occupied during the entire PCI operation period.

System BIOS Cacheable

Allows the system BIOS to be cached for faster system performance.

Video RAM Cacheable

This item allows you to "Enabled" or "Disabled" on Video RAM

Cacheable.

Frame Buffer Size

This item defines the amount of system memory that will be shared and uses as video memory.

AGP Aperture Size

Options: 4, 8, 16, 32, 64, 128, 256

This option selects the size of the AGP aperture. The aperture is a portion of the PCI memory address range dedicated as graphics memory address space. Host cycles that hit the aperture range are forwarded to the AGP without need for translation. This size also determines the maximum amount of system RAM that can be allocated to the graphics card for texture storage.

AGP Aperture size is set by the formula: maximum usable AGP memory size x 2 plus 12MB. That means that usable AGP memory size is less than half of the AGP aperture size. That's because the system needs AGP memory (uncached) plus an equal amount of write combined memory area and an additional 12MB for virtual addressing. This is address space, not physical memory used. The physical memory is allocated and released as needed only when Direct3D makes a "create non-local surface" call.

AGP-4X Mode

Set to Enabled if your AGP card supports the 4X mode, which transfers video data at 1066MB/s.

AGP Driving Control

This item is use for control AGP drive strength. Auto: Setup AGP drive strength by default setting. Manual: Setup AGP drive strength by manual setting.

AGP Driving Value

Key in a HEX number to control AGP output buffer drive strength. Min = 00, Max = FF.

AGP Fast Write

To enable this function can increase VGA performance on graphic designed.

On Chip USB

If your system contains a Universal Serial Bus controller and you have a USB peripheral, select Enabled. The next option will become available.

USB Keyboard Support

This item lets you enable or disable the USB keyboard driver within the onboard BIOS.

On Chip Sound

This menu can access the sound controller automatically

CPU to PCI Write Buffer

This controls the CPU write buffer to the PCI bus. If this buffer is disabled, the CPU writes directly to the PCI bus. Although this may seem like the faster and thus, the better method, this isn't true.

Because the CPU bus is faster than the PCI bus, any CPU writes to the PCI bus has to wait until the PCI bus is ready to receive data. This prevents the CPU from doing anything else until it has completed sending the data to the PCI bus. Enabling the buffer enables the CPU to immediately write up to 4 words of data to the buffer so that it can continue on another task without waiting for those 4 words of data to reach the PCI bus. The data in the write buffer will be written to the PCI bus when the next PCI bus read cycle starts. The difference here is that it does so without stalling the CPU for the entire CPU to PCI transaction. Therefore, it's recommended that you enable the CPU to PCI write buffer.

PCI Dynamic Bursting

When enabled, data transfer on the PCI bus, where possible, make use of the high-performance PCI bust protocol, in which greater amounts of data are transferred at a single command.

PCI Master 0 WS Write

This function determines whether there's a delay before any writes to the PCI bus. If this is enabled, then writes to the PCI bus are executed immediately (with zero wait states), as soon as the PCI bus is ready to receive data. But if it is disabled, then every write transaction to the PCI bus is delayed by one wait state. Normally, it's recommended that you enable this for faster PCI performance. However, disabling it may be useful when overclocking the PCI bus results in instability. The delay will generally improve the overclockability of the PCI bus.

PCI Master 0 WS Read

This function determines whether there's a delay before any writes to the PCI bus. If this is enabled, then read to the PCI bus are executed immediately (with zero wait states), as soon as the PCI bus is ready to receive data. But if it is disabled, then every read transaction to the PCI bus is delayed by one wait state. Normally, it's recommended that you enable this for faster PCI performance. However, disabling it may be useful when overclocking the PCI bus results in instability. The delay will generally improve the overclockability of the PCI bus.

PCI Delay Transaction

The chipset has an embedded 32-bit posted write buffer to support delay transactions cycles. Select Enabled to support compliance with PCI specification version 2.1.

Delay Transaction

The chipset has an embedded 32-bit posted write buffer to support delay transactions cycles. Select Enabled to support compliance with PCI specification version 2.1.

PCI Master Read Caching

To enable this function, the CPU L2 cache will be used to cache PCI master reads. This boosts the performance of PCI master. It's recommend to disable this feature

PCI Master Broken Timer

To enable this feature allows for slower PCI bus mastering expansion cards.

PCI # 2 Access # 1 Retry

This BIOS feature is linked to the CPU to PCI Write Buffer. Normally, the CPU to PCI Write Buffer is enabled. All writes to the PCI bus are, as such, immediately written into the buffer, instead of the PCI bus. This frees up the CPU from waiting till the PCI bus is free. The data are then written to the PCI bus when the next PCI bus cycle starts.

There's a possibility that the buffer write to the PCI bus may fail. When that happens, this BIOS option determines if the buffer write should be reattempted or sent back for arbitration. If this BIOS option is enabled, then the buffer will attempt to write to the PCI bus until successful. If disabled, the buffer will flush its contents and register the transaction as failed. The CPU will have to write again to the write buffer. It is recommended that you enable this feature unless you have many slow PCI devices in your system. In that case, disabling this feature will prevent the generation of too many retries which may severely tax the PCI bus.

ISA Bus Clock

Allows you to set the speed of the ISA bus in fractions for the PCI bus speed, so if the PCI bus is operating at its theroretical maximum, 33Mhz, PCICLK/3 would yield an ISA speed of 11Mhz. The choices: 7.159Mhz, PCICLK/4 and PCICLK/3.


AGP Master 1 WS Write

By default, the AGP busmastering device waits for at least 2 wait states or AGP clock cycles before it starts a write transaction. This BIOS option allows you to reduce the delay to only 1 wait state or clock cycle. For better AGP write performance, enable this option but disable it if you experience weird graphical anomalies like wireframe effects and pixel artifacts after enabling this option.

AGP Master 1 WS Read

By default, the AGP busmastering device waits for at least 2 wait states or AGP clock cycles before it starts a read transaction. This BIOS option allows you to reduce the delay to only 1 wait state or clock cycle. For better AGP read performance, enable this option but disable it if you experience weird graphical anomalies like wireframe effects and pixel artifacts after enabling this option.

3.5 Integrated Peripherals



 \uparrow \downarrow \rightarrow : Move Enter: Select +/-/PU/PD: Value F10: Save ESC:Exit F1: General Help F5: Previous Values F6: Fail-Safe Defaults F7: Optimized Defaults

Chapter3 Award BIOS Setup

OnChip IDE Channel 0/1

Select "Enabled" to activate each on-board IDE channel separately, Select "Disabled", if you install an add-on IDE Control card

IDE Prefetch Mode

Enable prefetching for IDE drive interfaces that support its faster drive accesses. If you are getting disk drive errors, change the setting to omit the drive interface where the errors occur. Depending on the configuration of your IDE subsystem, this field may not appear, and it does appear when the Internal PCI/IDE filed, above, is Disabled.

Primary & Secondary Master/Slave PIO

These four PIO fields let you set a PIO mode (0-4) for each of four IDE devices. When under "Auto" mode, the system automatically set the best mode for each device

Primary & Secondary Master/Slave UDMA

When set to "Auto" mode, the system will detect if the hard drive supports Ultra DMA mode.

Init Display First

Select "AGP" or "PCI Slot" for system to detect first when boot-up.

IDE HDD Block Mode

This feature enhances disk performance by allowing multi-sector data transfers and eliminates the interrupt handling time for each sector.

Onboard LAN Boot ROM

This feature allows you to run LAN Boot function. Select "Disabled"

not to access this function

Onboard LAN

Select "Enabled" if your system contains a LAN port.

EEPROM PROTECTION

Select "Enabled" to read and write the onboard EEPROM (128Bytes), and "Disabled" is read only.

Onboard Serial Port 1 & 2

Select an address and corresponding interrupt for the first/second serial port. The default value for the first serial port is "3F8/IRQ4" and the second serial port is "2F8/IRQ3".

UART 2 Mode

This item allows you to select UART mode. The choices: IrDA, ASKIR, Normal.

RxD, **TxD** Active

This item allows you to determine the active of RxD, TxD. The choices: "Hi,Hi", "Lo,Lo", "Lo,Hi", "Hi,Lo".

Onboard Parallel Port

Select address and interrupt for the Parallel port.

Onboard Parallel Mode

Select an operating mode for the parallel port. Mode options are Normal, EPP, ECP, ECP/EPP.

ECP Mode Use DMA

Select a DMA channel if parallel Mode is set as ECP, ECP/EPP.

Parallel Port EPP Type

Select a EPP Type if parallel Port is set as EPP, ECP/EPP.

Primary & Secondary Master/Slave PIO

These four PIO fields let you set a PIO mode (0-4) for each of four IDE devices. When under "Auto" mode, the system automatically set the best mode for each device

Primary & Secondary Master/Slave UDMA

When set to "Auto" mode, the system will detect if the hard drive supports Ultra DMA mode.

Init Display First

Select "AGP" or "PCI Slot" for system to detect first when boot-up.

IDE HDD Block Mode

This feature enhances disk performance by allowing multi-sector data transfers and eliminates the interrupt handling time for each sector.

Onboard LAN Boot ROM

This feature allows you to run LAN Boot function. Select "Disabled" not to access this function

Onboard LAN

Select "Enabled" if your system contains a LAN port.

EEPROM PROTECTION

Select "Enabled" to read and write the onboard EEPROM

(128Bytes), and "Disabled" is read only.

Onboard Serial Port 1 & 2

Select an address and corresponding interrupt for the first/second serial port. The default value for the first serial port is "3F8/IRQ4" and the second serial port is "2F8/IRQ3".

UART 2 Mode

This item allows you to select UART mode. The choices: IrDA, ASKIR, Normal.

RxD, **TxD** Active

This item allows you to determine the active of RxD, TxD. The choices: "Hi,Hi", "Lo,Lo", "Lo,Hi", "Hi,Lo".

Onboard Parallel Port

Select address and interrupt for the Parallel port.

Onboard Parallel Mode

Select an operating mode for the parallel port. Mode options are Normal, EPP, ECP, ECP/EPP.

ECP Mode Use DMA

Select a DMA channel if parallel Mode is set as ECP, ECP/EPP.

Parallel Port EPP Type

Select a EPP Type if parallel Port is set as EPP, ECP/EPP.

3.6 Power Management Setup

Phoenix – AwardBIOS CMOS Setup Utility Power Management Setup								
Power-Supply Type	[ATX]	Item Help						
 Power Management PM Control by APM Video Off Option Video Off Method MODEM Use IRQ Soft-Off by PWRBTN 	ACPI function [Enabled] ▶ Power Management [Press Enter] PM Control by APM [Yes] Video Off Option [Suspend -> Off] Video Off Method [V/H SYNC+Blank] MODEM Use IRQ [NA] Soft-Off by PWRBTN [Instant-Off] State After Power Failure [Off]							
↑↓→+:Move Enter:Select F5:Previous Va		ESC:Exit F1:General Help Eimized Defaults						

 $\uparrow \downarrow \longrightarrow \checkmark : Move Enter: Select +/-/PU/PD: Value F10:$ Save ESC:Exit F1: General Help F5: Previous Values F6: Fail-Safe Defaults F7: Optimized Defaults

Power-Supply Type

Configuration options: ATX and AT . The item of "AT" is selected and the all of ACPI function will be hidden. The default setting is "ATX".

ACPI Function

Select Enabled only if your computer's operating system supports ACPI (the Advanced Configuration and Power Interface) specification. Currently, Windows 98 and Windows2000 support ACPI.

Power Management

There are 4 selections for Power Management, 3 of which have fixed mode:

Min. Power Saving Minimum power management. Doze Mode = 1 hr., Standby Mode = 1 hr., Suspend Mode = 1 hr.,

Max. Power Saving	Maximum power management ONLY
	AVAILABLE FOR SL CPU's Doze Mode = 1 min.,
	Standby Mode = 1 min., Suspend Mode = 1 min.
User Defined	Allows you to set each mode individually. When not
	disabled, each of the ranges are from 1 min. to 1 hr.

HDD Power Down is always set independently

PM Control By APM

When enabled, an Advanced power Management device will be activated to enhance the Max. Power Saving mode and stop the CPU internal clock. If the Max. Power Saving is not enabled, this will be preset to No.

Video Off Option

Controls what causes the display to be switched off						
Suspend -> Off	Always On	All				
Mode -> Off						

Video Off Method

This determines the manner in which the monitor is blanked.

V/H SYNC+Blank	cause the system to turn off the vertical and horizontal
	synchronization signals and writes blanks to the
	screen.
Blank Screen	This option only writes blanks to the screen.

1 0

DPMS Initial display power management signaling.

Modem Use IRQ

Name the interrupt request (IRQ) assigned to the modem (if any) on your system. Activity of the selected IRQ always awakens the system.

Soft-Off By PWRBTN

The field defines the power-off mode when using an ATX power supply. The Instant-Off mode means powering off immediately when pressing the power button. In the Delay 4 Sec mode, the system powers off when the power button is pressed for more than four seconds or places the system in a very low-power-usage state, with only enough circuitry receiving power to detect power button activity or resume by ring activity when press for less than four seconds. The default is 'Instant-Off'.

State After Power Failure

This item allows you to select three statuses after the power failure. The choices are ON, OFF and Auto.

Wake Up Events

Setting an event on each device listed to awaken the system from a soft off state.

Power Button Wake Up on LAN Wake Up on Modem RTC Alarm Resume

3.7 PnP/PCI Configuration

Phoenix - AwardBIOS CMOS Setup Utility PnP/PCI Configurations						
PNP OS Installed Reset Configuration Data Resources Controlled By X IRQ Resources X DMA Resources PCI/VGA Palette Snoop	[No] [Disabled] [Auto(ESCD)] Press Enter Press Enter [Disabled]	Item Help Menu Level ► Select Yes if you are using a Plug and Play capable operating system Select No if you need the BIOS to configure non-boot devices				
→+:Move Enter:Select +/- F5:Previous Value		ESC:Exit F1:General Help mized Defaults				

▲ ↓ → ▲ : Move Enter: Select +/-/PU/ PD: Value F10: Save ESC:Exit F1: General Help F5: Previous Values F6: Fail-Safe Defaults F7: Optimized Defaults

This section describes configuring the PCI bus system. PCI, or Personal Computer Interconnect, is a system which allows I/O devices to operate at speeds nearing the speed the CPU itself uses when communicating with its own special components.

PnP OS Installed

Select Yes if the system operating environment is Plug-and-Play aware (e.g., Windows 95).

Reset Configuration Data

Normally, you leave this field Disabled. Select Enabled to reset ESCD (Extended System Configuration Date) when you exit Setup if you have installed a new add-on and the system reconfiguration has caused such a serious conflict that the operating system cannot boot.

Resource Controlled By

The Award Plug and Play BIOS can automatically configure all the boot and Plug-and-Play compatible devices. If you select Auto, all the interrupt request (IRQ) and DMA assignment fields disappear, as the BIOS automatically assigns them.

IRQ Resources

When resources are controlled manually, assign each system interrupt as one of the following types, depending on the type of device using the interrupt :

- Legacy ISA Devices compliant with the original PC/AT bus specification, requiring a specific interrupt (such as IRQ4 for serial port 1).
- PCI/ISA PnP Device compliant with the Plug and Play standard, whether designed for PCI or ISA bus architecture.

DMA Resources

When resources are controlled manually, assign each system DMA channel as one of the following types, depending on the type of device using the DMA :

Legacy ISA Devices compliant with the original PC/AT bus specification, requiring a specific DMA channel.

PCI/ISA PnP Devices compliant with the Plug and Play standard, whether designed for PCI or ISA bus architecture.

PCI/VGA Palette Snoop

Normally this option is always disabled! Nonstandard VGA display adapters such as overlay cards or MPEG video cards may not show colors properly. Setting Enabled should correct this problem. If this field set Enabled, any I/O access on the ISA bus to the VGA card's palette registers will be reflected on the PCI bus. This will allow overlay cards to adapt to the changing palette colors.

Assign IRQ For VGA

Many high-end graphics accelerator cards now require an IRQ to function properly. Disabling this feature with such cards will cause improper operation and/or poor performance. Thus, it's best to make sure you enable this feature if you are having problems with your graphics accelerator card. However, some low-end cards don't need an IRQ to run normally. Check your graphics card's documentation (manual). If it states that the card does not require an IRQ, then you can disable this feature to release an IRQ for other uses. When in doubt, it's best to leave it enabled unless you really need the IRQ.

Assign IRQ For USB

Windows 95 will automatically give an IRQ to the USB port even if there is no USB peripheral connected. Disabling this will free the IRQ.

3.8 PC Health Status

	Phoenix - AwardBIOS CMOS Setup Utility PC Health Status								
	CPU Temp.	Ite	m Help						
Vcore 2.5V	CPUFAN1 Speed	Menu Level	•						
3.3V 5V									
†↓→←:Move	Enter:Select +/-/PU/PD:Value F10:Save H F5:Previous Values F7: Optim	SC:Exit F1 ized Default	:General Help						
▲⊥→	← : Move Enter: Select +/-/PU/F								
ESC: Exit	F1: General Help F5: Previous Value	es F6: Fail	-Safe						

Defaults

F7: Optimized Defaults

This section describes CPU tempearature for the system.

Current CPU Temp.

Show you the current CPU temperature

Current CPUFAN Speed

Show you the current CPUFAN operating speed

Vcore

Show you one type of CPU voltage

+2.5, +3.3V, +5V

Show you the different voltage can be used for the system

3.9 Frequency/Voltage Control

Phoenix - AwardBIOS CMOS Setup Utility Frequency/Voltage Control								
Auto Detect DIMM/PCI Clk [Enabled] Spread Spectrum [Disabled]	Item Help							
	Menu Leve] ►							
	ESC:Exit F1:General Help nized Defaults							

★ → ← : Move Enter: Select +/-/PU/PD:Value F10: Save ESC: Exit F1: General Help F5: Previous Values F6: Fail-Safe

Defaults

F7: Optimized Defaults

This section describes Frequency and Voltage control for the system.

Auto Detect DIMM/PCI CLK

When enabled, this item will auto detect if the DIMM and PCI socket have devices and will send clock signal to DIMM and PCI devices. When disabled, it will send the clock signal to all DIMM and PCI socket.

Spread Spectrum

This item allows you to enable/disable the spread spectrum modulate.

Chapter

Driver Installation

The ETX-622 comes with a CD-ROM which contains most of drivers and utilities of your needs.

There are several installation ways depending on the driver package under different Operating System application.

If you utilize Windows NT series OS, you are strongly recommended to download the latest version Windows NT Service Pack from Microsoft website and install it before installing any driver.

Please follow the sequence below to install the drivers:

Step 1 - Install Intel INF Update for Windows 98-XP

Step 2 – Install VGA Driver

Step 3 - Install LAN Driver

Step 4 - Install Audio Driver

For installation procedures of each driver, you may refer to section 4.1-4.3.

4.1 Installation 1:

Applicable for Windows XP/2000/98/ME

- 1. Insert the ETX-622 CD-ROM into the CD-ROM Drive.
- 2. From the CD-ROM, select the desired component Driver folder, and then select the desired Operation System folder to double click on the Setup.exe icon. A driver installation screen will appear.

(Notice: take VGA driver installation under Windows 98 for example, choose the corresponding folder depending on your OS)

3. A driver installation screen will appear, please follow the onscreen instructions to install the driver in sequence and click on the Next button.

(Notice: In some cases the system will ask you to insert Windows 98 CD ROM and key in its path. Then click on the OK button to key in path.)

4. Click on the **Finish** button to finish installation process. And allow the system to reboot.

4.2 Installation 2:

Applicable for Windows XP/2000/ 98/ME

- 1. Insert the ETX-622 CD-ROM into the CD-ROM Drive.
- 2. Click on **Start** button, select the **Settings**, and then click on the **Control Panel** icon.
- 3. Double click on the Add/Remove Hardware icon and Add New Hardware Wizard will appear. Click on the Next button.
- 4. Select **Search for the best driver for your device** (**Recommended**) and click on the **Next** button.
- 5. Select **Specify a location**, click on **Have Disk** button then key in the CD-ROM path and specify component drivers and OS folders. Then click on the **Next** button.
- 6. The Wizard shows that Windows driver file search for the device. Click on the **Next** button.
- 7. The system will ask you to insert Windows 98 CD ROM. Click on the **OK** button to insert CD-ROM and key in path.
- 8. Click on the **OK** button.
- 9. Click on the **Finish** button to finish installation process. And allow the system to reboot.

Appendix Appendix

Programming the Watchdog Timer

A.1 Watchdog Timer

Watchdog Output

The onboard watchdog timer can be disable by jumper setting or enable for either reboot by system RESET or invoking an NMI (Non-Maskable Interrupt). The Jumper is on the carrier board.

Even if enabled by jumper setting upon boot the watchdog timer is always inactive. To initialize or refresh the watchdog timer writing of port 444H is sufficient. To disable the watchdog time read port 44H.

Status A	Action
Enable/refresh the Watchdog	Timer I/O Write 444H
Disable the Watchdog Timer.	I/O Read 044H

After the watchdog timer has been initialized by reading port 444H, it has to be strobed at preconfigured intervals to keep it from issuing a RESET or NMI.

The watchdog timer <u>timeout intervals</u> are set by software programming.

Timeout Values

Timout values are programmed. The watchdog timer supports 127 steps.

use the table on the next page to find the hexidecimal value that

needs to be passed on to get the correct timer interval. Look subsequntly at the program example how to pass the value to the watchdog timer.

Timeout Table

	Leve	el Value	Seconds	Level	Value	Seconds	Level	Value	Seconds
I	1	7Fh	1	2	7Eh	2	3	7Dh	3
	4	7Ch	4	5	7Bh	5	6	7Ah	6
	7	79h	7	8	78h	8	9	77h	9
	10	76h	10	11	75h	11	12	74h	12
	13	73h	13	14	72h	14	15	71h	15
	16	70h	16	17	6Fh	17	18	6Eh	18
	19	6Dh	19	20	6Ch	20	21	6Bh	21
	22	6Ah	22	23	69h	23	24	68h	24
	25	67h	25	26	66h	26	27	65h	27
	28	64h	28	29	63h	29	30	62h	30
	31	61h	31	32	60h	32	33	5Fh	33
	34	5Eh	34	35	5Dh	35	36	5Ch	36
	37	5Bh	37	38	5Ah	38	39	59h	39
	40	58h	40	41	57h	41	42	56h	42
	43	55h	43	44	54h	44	45	53h	45
	46	52h	46	47	51h	47	48	50h	48

	ET	Х СР	J Modul	e		ET	X-62	2	
I	49	4Fh	49	50	4Eh	50	51	4Dh	51
	52	4Ch	52	53	4Bh	53	54	4Ah	54
	55	49h	55	56	48h	56	57	47h	57
	58	46h	58	59	45h	59	60	44h	60
	61	43h	61	62	42h	62	63	41h	63
	64	40h	64	65	3Fh	65	66	3Eh	66
	67	3Dh	67	68	3Ch	68	69	3Bh	69
	70	3Ah	70	71	39h	71	72	38h	72
	73	37h	73	74	36h	74	75	35h	75
	76	34h	76	77	33h	77	78	32h	78
	79	31h	79	80	30h	80	81	2Fh	81
	82	2Eh	82	83	2Dh	83	84	2Ch	84
	85	2Bh	85	86	2Ah	86	87	29h	87
	88	28h	88	89	27h	89	90	26h	90
	91	25h	91	92	24h	92	93	23h	93
	94	22h	94	95	21h	95	96	20h	96
	97	1Fh	97	98	1Eh	98	99	1Dh	99
	100	1Ch	100	101	1Bh	101	102	1Ah	102
	103	19h	103	104	18h	104	105	17h	105
	106	16h	106	107	15h	107	108	14h	108
	109	13h	109	110	12h	110	111	11h	111
	112	10h	112	113	0Fh	113	114	0Eh	114
	115	0Dh	115	116	0Ch	116	117	0Bh	117

ETX CPU Module				ETX-622				
118	0Ah	118	119	09h	119	120	08h	120
121	07h	121	122	06h	122	123	05h	123
124	04h	124	125	03h	125	126	02h	126
127	01h	127						

A.2 Programming Example

The following program is an examples of how to enable, disable and refresh the Watchdog timer:

WDT_EN_F	RF	equ	444H				
WDT_DIS	equ	044h					
WT_Enable	push AX			; Save AX,DX			
	push	DX					
	mov I	DX,WDT_EN_RF			; Enable Timer		
	mov A	mov AX,INTERVAI			; Set Timeout Value		
	out D	X,AX					
	pop D	Х			; Restore DX,AX		
	pop A	Х					
	ret						
WT_Refres	hpush	AX		; Save	e AX,DX		
	push l	DX					
	mov I	DX,WD	DT_EN_	RF	; Refresh Timer		
	mov A	AX,INTERVAL			; Set Timout Value		
	out D	X,AX					
	pop D	Х			; Restore DX,AX		
	pop A	Х					
	ret						
WT_Disable	AX		; Save	e AX,DX			

	push DX	
	mov DX,WDT_DIS; Disable Timer	
	in AX,DX	
	pop DX	; Restore DX,AX
	pop AX	
	ret	
WT_Disable	push AX	; save AX,DX
	push DX	
	mov DX,WDT_DIS; Disable Timer	
	in AX,DX	
	pop DX	; restore DX,AX
	pop AX	
	ret	

Appendix

POST Codes

POST Codes

The following codes are not displayed on the screen. They can only be viewed on the LED display of a so-called POST card. The codes are listened in the same order as the according functions are executed at PC startup. If you have access to a POST Card reader, you can watch the system perform each test by the value that's displayed. If the system hangs (if there's a problem) the last value displayed will give you a good idea where and what went wrong, or what's bad on the system board.

CODE DESCRIPTION OF CHECK

CFh Test CMOS R/W functionality.

C0h Early chipset initialization:

-Disable shadow RAM

-Disable L2 cache (socket 7 or below)

-Program basic chipset registers

C1h Detect memory

-Auto-detection of DRAM size, type and ECC.

-Auto-detection of L2 cache (socket 7 or below)

C3h Expand compressed BIOS code to DRAM

C5h Call chipset hook to copy BIOS back to E000 & F000 shadow RAM.

Appendix-B

ETX CPU Module

- 0h1 Expand the Xgroup codes locating in physical address 1000:0
- 02h Reserved
- 03h Initial Superio_Early_Init switch.
- 04h Reserved
- 05h 1. Blank out screen
 - 2. Clear CMOS error flag
- 06h Reserved
- 07h 1. Clear 8042 interface 2. Initialize 8042 self-test
- 08h 1. Test special keyboard controller for Winbond 977 series Super I/O chips.
 - 2. Enable keyboard interface.
- 09h Reserved
- 0Ah 1. Disable PS/2 mouse interface (optional).
 - 2. Auto detect ports for keyboard & mouse followed by a port & interface swap (optional).
 - 3. Reset keyboard for Winbond 977 series Super I/O chips.
- 0Bh Reserved
- 0Ch Reserved

0Dh Reserved

- 0Eh Test F000h segment shadow to see whether it is R/W-able or not. If test fails, keep beeping the speaker.
- 0Fh Reserved
- 10h Auto detect flash type to load appropriate flash R/W codes into the run time area in F000 for ESCD & DMI support.
- 11h Reserved
- 12h Use walking 1's algorithm to check out interface in CMOS circuitry. Also set real-time clock power status, and then check for override.
- 13h Reserved
- 14h Program chipset default values into chipset. Chipset default values are MODBINable by OEM customers.
- 15h Reserved
- 16h Initial onboard clock generator if Early_Init_Onboard_Generator is defined. See also POST 26h.
- 17h Reserved
- 18h Detect CPU information including brand, SMI type (Cyrix or Intel) and CPU level (586 or 686).
- 19h Reserved

1Ah Reserved

- 1Bh Initial interrupts vector table. If no special specified, all H/W interrupts are directed to SPURIOUS_INT_HDLR & S/W interrupts to SPURIOUS_soft_HDLR.
- 1Ch Reserved
- 1Dh Initial EARLY_PM_INIT switch.
- 1Eh Reserved
- 1Fh Load keyboard matrix (notebook platform)
- 20h Reserved
- 21h HPM initialization (notebook platform)
- 22h Reserved
- 23h 1. Check validity of RTC value: e.g. a value of 5Ah is an invalid value for RTC minute.

2. Load CMOS settings into BIOS stack. If CMOS checksum fails, use default value instead.

24h Prepare BIOS resource map for PCI & PnP use. If ESCD is valid, take into consideration of the ESCD's legacy information.

25h Early PCI Initialization:

-Enumerate PCI bus number.
-Assign memory & I/O resource
-Search for a valid VGA device & VGA BIOS, and put it into C000:0

- 26h 1. If Early_Init_Onboard_Generator is not defined Onboard clock generator initialization. Disable respective clock resource to empty PCI & DIMM slots.
 - 2. Init onboard PWM
 - 3. Init onboard H/W monitor devices
- 27h Initialize INT 09 buffer
- 28h Reserved
- 29h 1. Program CPU internal MTRR (P6 & PII) for 0-640K memory address.
 - 2. Initialize the APIC for Pentium class CPU.
 - 3. Program early chipset according to CMOS setup.

Example: onboard IDE controller.

- 4. Measure CPU speed.
- 2Ah Reserved
- 2Bh Invoke Video BIOS
- 2Ch Reserved

2Dh 1. Initialize double-byte language font (Optional)

- 2. Put information on screen display, including Award title, CPU type, CPU speed, full screen logo.
- 2Eh Reserved
- 2Fh Reserved
- 30h Reserved
- 31h Reserved
- 32h Reserved
- 33h Reset keyboard if Early_Reset_KB is defined e.g. Winbond 977 series Super I/O chips. See also POST 63h.
- 34h Reserved
- 35h Test DMA Channel 0
- 36h Reserved
- 37h Test DMA Channel 1.
- 38h Reserved
- 39h Test DMA page registers.
- 3Ah Reserved
- 3Bh Reserved
- 3Ch Test 8254
- 3Dh Reserved

ETX CPU Module

ETX-622

- 3Eh Test 8259 interrupt mask bits for channel 1.
- 3Fh Reserved
- 40h Test 8259 interrupt mask bits for channel 2.
- 41h Reserved
- 42h Reserved
- 43h Test 8259 functionality.
- 44h Reserved
- 45h Reserved
- 46h Reserved
- 47h Initialize EISA slot
- 48h Reserved
- 49h 1. Calculate total memory by testing the last double word of each 64K page.
 - 2. Program write allocation for AMD K5 CPU.
- 4Ah Reserved
- 4Bh Reserved
- 4Ch Reserved
- 4Dh Reserved
- 4Eh 1. Program MTRR of M1 CPU
 - 2. Initialize L2 cache for P6 class CPU & program

CPU with proper cacheable range.

- 3. Initialize the APIC for P6 class CPU.
- On MP platform, adjust the cacheable range to smaller one in case the cacheable ranges between each CPU are not identical.
- 4Fh Reserved
- 50h Initialize USB Keyboard & Mouse.
- 51h Reserved
- 52h Test all memory (clear all extended memory to 0)
- 53h Clear password according to H/W jumper (Optional)
- 54h Reserved
- 55h Display number of processors (multi-processor platform)
- 56h Reserved
- 57h 1. Display PnP logo
 - 2. Early ISA PnP initialization

-Assign CSN to every ISA PnP device.

- 58h Reserved
- 59h Initialize the combined Trend Anti-Virus code.
- 5Ah Reserved
- 5Bh (Optional Feature) Show message for entering AWDFLASH.EXE from FDD (optional)

5Ch Reserved

- 5Dh 1. Initialize Init_Onboard_Super_IO
 - 2. Initialize Init_Onbaord_AUDIO.
- 5Eh Reserved
- 5Fh Reserved
- 60h Okay to enter Setup utility; i.e. not until this POST stage can users enter the CMOS setup utility.
- 61h Reserved
- 62h Reserved
- 63h Reset keyboard if Early_Reset_KB is not defined.
- 64h Reserved
- 65h Initialize PS/2 Mouse
- 66h Reserved
- 67h Prepare memory size information for function call: INT
- 15h ax=E820h
- 68h Reserved
- 69h Turn on L2 cache
- 6Ah Reserved

6Bh Program chipset registers according to items described in Setup

& Auto-configuration table.

- 6Ch Reserved
- 6Dh 1. Assign resources to all ISA PnP devices.

2. Auto assign ports to onboard COM ports if the corresponding item in Setup is set to "AUTO".

6Eh Reserved

- 6Fh 1. Initialize floppy controller
 - 2. Set up floppy related fields in 40:hardware.
- 70h Reserved
- 71h Reserved
- 72h Reserved
- 73h (Reserved
- 74h Reserved
- 75h Detect & install all IDE devices: HDD, LS120, ZIP, CD ROM.

76h (Optional Feature) Enter AWDFLASH.EXE if:

-AWDFLASH.EXE is found in floppy drive.

-ALT+F2 is pressed.

- 77h Detect serial ports & parallel ports.
- 78h Reserved

- 79h Reserved
- 7Ah Detect & install co-processor
- 7Bh Reserved
- 7Ch Init HDD write protect.
- 7Dh Reserved
- 7Eh Reserved
- 7Fh Switch back to text mode if full screen logo is supported.
 - If errors occur, report errors & wait for keys
 - If no errors occur or F1 key is pressed to continue : wClear EPA or customization logo.
- 80h Reserved
- 81h Reserved

E8POST.ASM starts

- 82h 1. Call chipset power management hook.
 - 2. Recover the text fond used by EPA logo (not for full screen logo)
 - 3. If password is set, ask for password.
- 83h Save all data in stack back to CMOS
- 84h Initialize ISA PnP boot devices
- 85h 1. USB final Initialization
 - 2. Switch screen back to text mode

- 86h Reserved
- 87h NET PC: Build SYSID Structure.
- 88h Reserved
- 89h 1. Assign IRQ to PCI devices2. Set up ACPI table at top of the memory.
- 8Ah Reserved
- 8Bh 1. Invoke all ISA adapters ROMs2. Invoke all PCI ROMs (except VGA)
- 8Ch Reserved
- 8Dh 1. Enable/Disable Parity Check according to CMOS setup 2. APM Initialization
- 8Eh Reserved
- 8Fh Clear noise of IRQ
- 90h Reserved
- 91h Reserved
- 92h Reserved
- 93h Read HDD boot sector information for Trend Anti-Virus code
- 94h 1. Enable L2 cache
 - 2. Program Daylight Saving

- 3. Program boot up speed
- 4. Chipset final initialization.
- 5. Power management final initialization
- 6. Clear screen & display summary table
- 7. Program K6 write allocation
- 8. Program P6 class write combining
- 95h Update keyboard LED & typematic rate
- 96h 1. Build MP table
 - 2. Build & update ESCD
 - 3. Set CMOS century to 20h or 19h
 - 4. Load CMOS time into DOS timer tick
 - 5. Build MSIRQ routing table.
- FFh Boot attempt (INT 19h)